

Improved Quad CMOS Analog Switches

DESCRIPTION

The DG201B/202B analog switches are highly improved versions of the industry-standard DG201A/202. These devices are fabricated in Vishay Siliconix' proprietary silicon gate CMOS process, resulting in lower on-resistance, lower leakage, higher speed, and lower power consumption.

These quad single-pole single-throw switches are designed for a wide variety of applications in telecommunications, instrumentation, process control, computer peripherals, etc. An improved charge injection compensation design minimizes switching transients. The DG201B and DG202B can handle up to ± 22 V input signals, and have an improved continuous current rating of 30 mA. An epitaxial layer prevents latchup.

All devices feature true bi-directional performance in the on condition, and will block signals to the supply voltages in the off condition.

The DG201B is a normally closed switch and the DG202B is a normally open switch. (See Truth Table.)

FEATURES

- ± 22 V Supply Voltage Rating
- TTL and CMOS Compatible Logic
- Low On-Resistance - $r_{DS(on)}$: 45 Ω
- Low Leakage - $I_{D(on)}$: 20 pA
- Single Supply Operation Possible
- Extended Temperature Range
- Fast Switching - t_{ON} : 120 ns
- Low Glitching - Q: 1 pC

BENEFITS

- Wide Analog Signal Range
- Simple Logic Interface
- Higher Accuracy
- Minimum Transients
- Reduced Power Consumption
- Superior to DG201A/202
- Space Savings (TSSOP)


APPLICATIONS

- Industrial Instrumentation
- Test Equipment
- Communications Systems
- Disk Drives
- Computer Peripherals
- Portable Instruments
- Sample-and-Hold Circuits



RoHS*
COMPLIANT

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE

Logic	DG201B	DG202B
0	ON	OFF
1	OFF	ON

Logic "0" ≤ 0.8 V

Logic "1" ≥ 2.4 V


* Pb containing terminations are not RoHS compliant, exemptions may apply

ORDERING INFORMATION		
Temp Range	Package	Part Number
- 40 to 85 °C	16-Pin Plastic DIP	DG201BDJ DG201BDJ-E3
		DG202BDJ DG202BDJ-E3
	16-Pin Narrow SOIC	DG201BDY DG201BDY-E3 DG201BDY-T1 DG201BDY-T1-E3
		DG202BDY DG202BDY-E3 DG202BDY-T1 DG202BDY-T1-E3
	16-Pin TSSOP	DG201BDQ DG201BDQ-E3 DG201BDQ-T1 DG201BDQ-T1-E3
		DG202BDQ DG202BDQ-E3 DG202BDQ-T1 DG202BDQ-T1-E3

ABSOLUTE MAXIMUM RATINGS			
Parameter		Limit	Unit
Voltages Referenced, V+ to V-		44	V
GND		25	
Digital Inputs ^a , V _S , V _D		(V-) - 2 to (V+) + 2 or 30 mA, whichever occurs first	
Current, Any Terminal		30	mA
Peak Current S or D (Pulsed at 1 ms, 10 % duty cycle max)		100	
Storage Temperature	(AK, DK Suffix)	- 65 to 150	°C
	(DJ, DY, DQ Suffix)	- 65 to 125	
Power Dissipation (Package) ^b	16-Pin Plastic DIP ^c	470	mW
	16-Pin Narrow SOIC and TSSOP ^d	640	
	16-Pin CerDIP ^e	900	

Notes:

- Signals on S_X, D_X, or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- All leads welded or soldered to PC Board.
- Derate 6.5 mW/°C above 75 °C.
- Derate 7.6 mW/°C above 75 °C.
- Derate 12 mW/°C above 75 °C.

SCHEMATIC DIAGRAM (TYPICAL CHANNEL)

Figure 1.

SPECIFICATIONS ^a									
Parameter	Symbol	Test Conditions Unless Specified V ₊ = 15 V, V ₋ = - 15 V V _{IN} = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		- 15	15	- 15	15	V
Drain-Source On-Resistance	r _{DS(on)}	V _D = ± 10 V, I _S = 1 mA	Room Full	45		85 100		85 100	Ω
r _{DS(on)} Match	Δr _{DS(on)}		Room	2					
Source Off Leakage Current	I _{S(off)}	V _S = ± 14 V, V _D = ± 14 V	Room Full	± 0.01	- 0.5 - 20	0.5 20	- 0.5 - 5	0.5 5	nA
Drain Off Leakage Current	I _{D(off)}	V _D = ± 14 V, V _S = ± 14 V	Room Full	± 0.01	- 0.5 - 20	0.5 20	- 0.5 - 5	0.5 5	
Drain On Leakage Current	I _{D(on)}	V _S = V _D = ± 14 V	Room Full	± 0.02	- 0.5 - 40	0.5 40	- 0.5 - 10	0.5 10	
Digital Control									
Input Voltage High	V _{INH}		Full		2.4		2.4		V
Input Voltage Low	V _{INL}		Full			0.8		0.8	
Input Current	I _{INH} or I _{INL}	V _{INH} or V _{INL}	Full		- 1	1	- 1	1	μA
Input Capacitance	C _{IN}		Room	5					pF
Dynamic Characteristics									
Turn-On Time	t _{ON}	V _S = 2 V See Switching Time Test Circuit	Room Full	120		300		300	ns
Turn-Off Time	t _{OFF}		Room Full	65		200		200	
Charge Injection	Q	C _L = 1000 pF, V _g = 0 V R _g = 0 Ω	Room	1					pC
Source-Off Capacitance	C _{S(off)}	V _S = 0 V, f = 1 MHz	Room	5					pF
Drain-Off Capacitance	C _{D(off)}		Room	5					
Channel On Capacitance	C _{D(on)}	V _D = V _S = 0 V, f = 1 MHz	Room	16					
Off Isolation	OIRR	C _L = 15 pF, R _L = 50 Ω V _S = 1 V _{RMS} , f = 100 kHz	Room	90					dB
Channel-to-Channel Crosstalk	X _{TALK}		Room	95					
Power Supply									
Positive Supply Current	I ₊	V _{IN} = 0 or 5 V	Room Full			50 100		50 100	μA
Negative Supply Current	I ₋		Room Full		- 1 - 5		- 1 - 5		
Power Supply Range for Continuous Operation	V _{OP}		Full		± 4.5	± 22	± 4.5	± 22	V

SPECIFICATIONS FOR SINGLE SUPPLY ^a									
Parameter	Symbol	Test Conditions Unless Specified V ₊ = 12 V, V ₋ = 0 V V _{IN} = 2.4 V, 0.8 V ^f	Temp ^b	Typ ^c	A Suffix - 55 to 125 °C		D Suffix - 40 to 85 °C		Unit
					Min ^d	Max ^d	Min ^d	Max ^d	
Analog Switch									
Analog Signal Range ^e	V _{ANALOG}		Full		0	12	0	12	V
Drain-Source On-Resistance	r _{DS(on)}	V _D = 3 V, 8 V, I _S = 1 mA	Room Full	90		160 200		160 200	Ω
Dynamic Characteristics									
Turn-On Time	t _{ON}	V _S = 8 V	Room	120		300		300	ns
Turn-Off Time	t _{OFF}	See Switching Time Test Circuit	Room	60		200		200	
Charge Injection	Q	C _L = 1 nF, V _{gen} = 6 V R _{gen} = 0 Ω	Room	4					pC
Power Supply									
Positive Supply Current	I ₊	V _{IN} = 0 or 5 V	Room Full			50 100		50 100	μA
Negative Supply Current	I ₋		Room Full		- 1 - 5		- 1 - 5		
Power Supply Range for Continuous Operation	V _{OP}		Full		+ 4.5	+ 25	+ 4.5	+ 25	V

Notes:

a. Refer to PROCESS OPTION FLOWCHART.

b. Room = 25 °C, Full = as determined by the operating temperature suffix.







c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


e. Guaranteed by design, not subject to production test.

f. V_{IN} = input voltage to perform proper function.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

 $r_{DS(on)}$ vs. V_D and Power Supply Voltages

 $r_{DS(on)}$ vs. V_D and Temperature

 $r_{DS(on)}$ vs. V_D and Single Power Supply Voltages

Input Switching Threshold vs. Supply Voltage

Leakage Currents vs. Analog Voltage

Leakage Currents vs. Temperature


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Switching Time vs. Single Supply Voltage




Switching Time vs. Power Supply Voltage









Q_S, Q_D - Charge Injection vs. Analog Voltage



Off Isolation vs. Frequency



Supply Current vs. Switching Frequency

TEST CIRCUITS

Figure 2. Switching Time

Figure 3. Off Isolation

Figure 4. Channel-to-Channel Crosstalk

Figure 5. Charge Injection


ΔV_O = measured voltage error due to charge injection
The charge injection in coulombs is $Q = C_L \times \Delta V_O$

APPLICATIONS







Figure 6. Sample-and-Hold



$$\begin{aligned} A_L \text{ (Voltage Gain Below Break Frequency)} &= \frac{R_3}{R_1} = 100 \text{ (40 dB)} \\ f_C \text{ (Break Frequency)} &= \frac{1}{2\pi R_3 C_X} \\ f_L \text{ (Unity Gain Frequency)} &= \frac{1}{2\pi R_1 C_X} \\ \text{Max Attenuation} &= \frac{r_{DS(on)}}{10 \text{ k}\Omega} \approx -47 \text{ dB} \end{aligned}$$

Figure 7. Active Low Pass Filter with Digitally Selected Break Frequency

APPLICATIONS

Figure 8. A Precision Amplifier with Digitally Programmable Input and Gains

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?70037>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.